



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/801,308	03/16/2004	Koji Hirairi	SCEI 3.0-178	2000
530 7590 11/19/2009 LERNER, DAVID, LITTENBERG, KRUMHOLZ & MENTLIK 600 SOUTH AVENUE WEST WESTFIELD, NJ 07090				
EXAMINER				
TANG, KENNETH				
ART UNIT		PAPER NUMBER		
2195				
MAIL DATE		DELIVERY MODE		
11/19/2009		PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

### Office Action Summary

**Application No.**

10/801,308

**Applicant(s)**

HIRAIRI, KOJI

**Examiner**

KENNETH TANG

**Art Unit**

2195

**Period for Reply** -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 13 July 2009 and 20 August 2009.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-39 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-39 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB-08)  
Paper No(s) Mail Date 8/20/09
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s) Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

### **DETAILED ACTION**

1. Claims 1- 39 are presented for examination.
2. This action is in response to the Amendment/Remarks on 7/13/09 and the IDS on 8/20/09. Applicant's arguments have been fully considered but are not found to be persuasive.

### ***Claim Rejections - 35 USC § 112***

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 1-33 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. As to claims 1, 10, and 25, the limitation of “commanding the sub-processing units that are not scheduled to perform any tasks because of the reallocation into a low power consumption state” is not grammatically correct and is unclear of its meaning. Claims 2-9, 11-24, and 26-33 are also rejected as being dependent upon claims 1, 10, and 25 and also fail to cure its deficiencies.

### ***Double Patenting***

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the “right to exclude” granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re*

*Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

4. Claim 1 is provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claim 4 of copending Application No. 10/849623, as most recently amended.

5. Similarly, claims 10 and 25 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claim 55 of copending Application No. 10/849623, as most recently amended.

6. Although the conflicting claims are not identical, they are not patentably distinct from each other because the limitations of claim 4 (which depends on claim 3, which depends on claim 1) contains, and thus anticipates, the limitations of claim 1 of the Instant Application. Similarly, the limitations of claims 10 and 25 contain, and thus anticipates, the limitations of claim 55. A table has been constructed below to illustrate this (emphasis by Examiner):

INSTANT APPLICATION	APPLICATION 10/849623 <i>(as most recently amended)</i>
1. A method, comprising:  monitoring processor tasks and	1. A method, comprising:  monitoring processor tasks and

<p><b>associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with a main processing unit;</b></p> <p><b>re-allocating at least some of the tasks based on their associated processor loads such that at least one of the sub-processing units is not scheduled to perform any tasks; and</b></p>	<p><b>associated processor loads therefor that are allocated to be performed by respective participating sub-processing units associated with a main processing unit;</b></p> <p>detecting whether a processing error has occurred in a given one of the sub-processing units;</p> <p><b>re-allocating all of the processor tasks of the given sub-processing unit to one or more of the participating sub-processing units based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the participating sub-processing units; and</b></p> <p><b>performing at least one of (i) shutting down; and (ii) re-booting the given sub-processing unit.</b></p> <p>3. The method of claim 1, further comprising: assigning the processor tasks among the sub-processing units such that at least one of the sub-processing units is substantially unloaded</p>
--	---

<p><b>commanding the sub-processing units that are not scheduled to perform any tasks because of the reallocation into a low power consumption state.</b></p>	<p>and available to receive some or all of the processor tasks from the given sub-processing unit.</p> <p><b>4. The method of claim 3, further comprising commanding the at least one substantially unloaded sub-processing unit that is not scheduled to perform any processor tasks into a stand-by state.</b></p>
<p><b>10. An apparatus, comprising:</b></p> <p><b>a plurality of sub-processing units, each operable to perform processor tasks; and</b></p> <p><b>a main processing unit operable to:</b></p> <p><b>(i) monitor the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units;</b></p>	<p><b>49. An apparatus, comprising:</b></p> <p><b>a plurality of participating sub-processing units, each operable to perform processor tasks; and</b></p> <p><b>a main processing unit operable to:</b></p> <p><b>(i) monitor the processing tasks and associated processor loads therefor that are allocated to be performed by the respective participating sub-processing units;</b></p> <p><b>(ii) detect whether a processing error has occurred in a given one of the sub-processing units;</b></p>

<p><b>(ii) re-allocate at least some of the tasks based on their associated processor loads such that at least one of the sub-processing units is not scheduled to perform any tasks; and</b></p> <p><b>(iii) issue a power-off command indicating that the sub-processing units that are not scheduled to perform any tasks should enter a low power consumption state.</b></p>	<p><b>(iii) re-allocate all of the processor tasks of the given sub-processing unit to one or more of the participating sub-processing units based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the participating sub-processing units; and</b></p> <p><b>(iv) at least one of issue a shut-down command and issue a re-boot command to the given sub-processing unit.</b></p> <p>54. The apparatus of claim 49, wherein the main processing unit is further operable to assign the processor tasks among the sub-processing units such that at least one of the sub-processing units is substantially unloaded and available to receive some or all of the processor tasks from the given sub-processing unit.</p> <p>55. The apparatus of claim 54, wherein the main processing unit is further operable to</p>
--	--

	<b>command the one or more unloaded sub-processing units that are not scheduled to perform any processor tasks into a stand-by state.</b>
<b>25. A main processor operating under the control of a software program to perform steps, comprising:</b>  <b>monitoring processor tasks and associated processor loads therefor that are allocated to be performed by respective sub-processing units associated with the main processing unit;</b>  <b>re-allocating at least some of the tasks based on their associated processor loads such that at least one of the sub-processing units is not scheduled to perform any tasks; and</b>	<b>49. An apparatus, comprising:</b>  <b>a plurality of participating sub-processing units, each operable to perform processor tasks; and</b>  <b>a main processing unit operable to:</b>  <b>(i) monitor the processing tasks and associated processor loads therefor that are allocated to be performed by the respective participating sub-processing units;</b>  <b>(ii) detect whether a processing error has occurred in a given one of the sub-processing units;</b>  <b>(iii) re-allocate all of the processor tasks of the given sub-processing unit to one or more of the participating sub-processing units based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the</b>



<p><b>commanding the sub-processing units that are not scheduled to perform any tasks into a low power consumption state.</b></p>	<p><b>participating sub-processing units; and</b></p> <p><b>(iv) at least one of issue a shut-down command and issue a re-boot command to the given sub-processing unit.</b></p> <p>54. The apparatus of claim 49, wherein the main processing unit is further operable to assign the processor tasks among the sub-processing units such that at least one of the sub-processing units is substantially unloaded and available to receive some or all of the processor tasks from the given sub-processing unit.</p> <p>55. The apparatus of claim 54, wherein the main processing unit is further operable to command the one or more unloaded sub-processing units that are not scheduled to perform any processor tasks into a stand-by state.</p>
---	--

This is a provisional obviousness-type double patenting rejection.

7. Claim 37 is provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claim 55 of copending Application No. 10/849623 in view of Matoba (US 5,913,068).

8. The following table has been constructed to illustrate the elements of the Instant Application (bolded) that are disclosed in the claims of Application 10/849623 (bolded), as most recently amended.

<b>INSTANT APPLICATION</b>	<b>APPLICATION 10/849623</b> <i>(as most recently amended)</i>
<p>34. <b>An apparatus, comprising:</b></p> <p><b>a plurality of sub-processing units, each operable to perform processor tasks; and</b></p> <p>a bus circularly interconnecting the sub-processing units such that transfers between any two sub-processing units may occur directly as between adjacent sub-processing units or through one or more intermediate sub-</p>	<p>49. <b>An apparatus, comprising:</b></p> <p><b>a plurality of participating sub-processing units, each operable to perform processor tasks; and</b></p> <p>a main processing unit operable to:</p> <p><i>(taught in Matoba, see explanation below the table)</i></p>

<p>processing units as between more distant sub-processing units,</p> <p>wherein the sub-processing units are operable to: <b>(i) monitor the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units;</b></p> <p><b>(ii) re-allocate at least some of the tasks based on their associated processor loads.</b></p> <p>36. The apparatus of claim 34 wherein the re-allocation of the tasks is performed such that <b>at least one of the sub-processing units is not scheduled to perform any tasks.</b></p> <p>37. The apparatus of claim 36, <b>wherein the sub-processing units that are not scheduled to perform any tasks are operable to enter a low power consumption state.</b></p>	<p><b>(i) monitor the processing tasks and associated processor loads therefor that are allocated to be performed by the respective participating sub-processing units;</b></p> <p>(ii) detect whether a processing error has occurred in a given one of the sub-processing units;</p> <p><b>(iii) re-allocate all of the processor tasks of the given sub-processing unit to one or more of the participating sub-processing units based on the processor loads of the processor tasks of the given sub-processing unit and the processor loads of the participating sub-processing units; and</b></p> <p><b>(iv) at least one of issue a shut-down command and issue a re-boot command to the given sub-processing unit.</b></p> <p>54. The apparatus of claim 49, wherein the</p>
--	--

	<p>main processing unit is further operable to assign the processor tasks among the sub-processing units such that at least one of the sub-processing units is substantially unloaded and available to receive some or all of the processor tasks from the given sub-processing unit.</p> <p>55. The apparatus of claim 54, wherein the main processing unit is further operable to <b>command the one or more unloaded sub-processing units that are not scheduled to perform any processor tasks into a stand-by state.</b></p>
--	---

9. As illustrated in the above table, Application No. 10/849623 does not explicitly disclose a bus circularly interconnecting the sub-processing units such that transfers between any two sub-processing units may occur directly as between adjacent sub-processing units or through one or more intermediate sub-processing units as between more distant sub-processing units. Furthermore, Application No. 10/849623 does not explicitly disclose having the sub-processing units (i) monitor the processor tasks and associated processor loads therefor that are allocated to

be performed by the respective sub-processing units; and (ii) re-allocate at least some of the tasks based on their associated processor loads. However, Matoba teaches having a plurality of processors (CPU0, CPU1, CPU2, CPU3) (Fig. 1, items 11-14) interconnected by a CPU bus (CPU bus allows for adjacent or intermediate communication), which share access to a "process management table" 23, "load data of each processor" 29, "Process Management Software" 25, "Processor Load Measuring Software" 27, etc., in order to monitor processor tasks and associated processor loads that are allocated to be performed by the respective processors of CPU0, CPU1, CPU2, and CPU3 (see Fig. 1, col. 4, lines 3-6, col. 5, lines 37-39 and 61-63, col. 6, lines 15-19, col. 8, lines 31-42, col. 9, lines 58-67). One of ordinary skill in the art would have known to modify Application No. 10/849623 such that it would include having the sub-processing units (i) monitor the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units; and (ii) re-allocate at least some of the tasks based on their associated processor loads, in addition to a CPU bus that would allow for adjacent or intermediate communication between the sub-processing units, as taught in Matoba's multiprocessing system. The suggestion/motivation for doing so would have been to provide the predicted result of power consumption control that is dynamic, more effectively performed and which allows for finer power consumption control (see Matoba, col. 1, lines 48-57, col. 2, lines 48-52, col. 9, lines 58-65). Therefore, it would have been obvious to one of ordinary skill in the art to combine Application No. 10/849623 and Matoba to obtain the invention of claim 37.

This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**10. Claims 1-3, 8-12, 19-22, 24-27, and 32-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nicol et al. (hereinafter Nicol) (US 6,141,762) in view of Bertin et al. (hereinafter Bertin) (US 6,345,362 B1).**

11. As to claim 1, Nicol teaches a method, comprising:

monitoring processor tasks and associated processor loads (via OS) (Fig. 2, item 100) therefor that are allocated to be performed by respective sub-processing units (Fig. 2, items 101-104) associated with a main processing unit (Fig. 2, item 100) (col. 5, lines 23-28);

re-allocating at least some of the tasks based on their associated processor loads (col. 2, lines 18-24, col. 3, lines 10-13); and

commanding the sub-processing units into a low power consumption state (col. 2, lines 25-31).

12. Nicol is silent in having at least one of the sub-processing units not scheduled to perform any tasks because of the reallocation and specifically commanding the sub-processing unit that is not scheduled to perform any tasks into a low power consumption state. However, Bertin teaches a main CPU with a plurality of functional units (sub-processors) that lowers the power consumptions state to a lower or lowest level of any of the functional units that are not scheduled to be used in execution (col. 4, lines 54-61, col. 3, lines 49-54, Abstract). Thus, the functional units that are not schedule to be used in execution will also not be scheduled to perform any tasks. Nicol and Bertin are analogous art because they are both in the same field of endeavor of multiprocessing and both attempting to solve the same problem of improving power management. Furthermore, Nicol discloses that its multiprocessor system is extendible to other system arrangements (col. 6, lines 34-67). Thus, one of ordinary skill in the art would have known to modify Nicol's multiprocessing power management system such that it would include the feature of commanding the sub-processing unit that is not scheduled to perform any tasks into a low power consumption state, as taught in Bertin's multiprocessing power management system. The suggestion/motivation for doing so would have been to provide the predicted result of improving power efficiency by ensuring that power is not wasted on functional units which are not involved in current instructions, thus, optimizing power management in an "intelligent" manner (as taught in Bertin col. 2, lines 28-33, col. 57-65). Therefore, it would have been obvious to one of ordinary skill in the art to combine Nicol and Bertin to obtain the invention of claim 1.

13. As to claim 2, Nicol teaches wherein: each of the sub-processing units include at least one of: (i) a power supply interrupt circuit (Fig. 2, item 140); and (ii) a clock interrupt circuit (Fig. 2, item 110); and the method includes using at least one of the power supply interrupt circuit and the clock interrupt circuit to place the sub-processing units into the low power consumption state includes in response to the power-off command (col. 4, lines 17-47).

14. As to claim 3, Nicol teaches wherein each of the sub-processing units includes a power supply and the power supply interrupt circuit; and the method includes using the power supply interrupt circuit to shut down the power supply in response to the power-off command to place the given sub-processing unit into the low power consumption state (Fig. 2, items 110, 140, col. 4, lines 17-37).

15. As to claim 8, Nicol teaches further comprising reducing the dynamic power dissipation of at least one of the sub-processing units using at least one of the main processing unit and one or more of the sub-processing units to carry out variable clock frequency control (col. 2, lines 11-14, col. 3, lines 24-30).

16. As to claim 9, Nicol teaches further comprising reducing the static and dynamic power dissipation of at least one of the sub-processing units using at least one of the main processing



unit and one or more of the sub-processing units to carry out variable power supply (Vdd) control (Fig. 2, item 140, col. 4, lines 17-53).

17. As to claim 10, it is rejected for the same reasons as stated in the rejection of claim 1. Nicol teaches an apparatus that performs the method of claim 1 (see Fig. 2, col. 2, lines 18-31 and 50-64).

18. As to claims 11-12, they are rejected for the same reasons as stated in the rejections of claims 2-3, respectively.

19. As to claims 19-20, they are rejected for the same reasons as stated in the rejections of claims 8-9, respectively.

20. As to claim 21, Bertin teaches wherein at least one of the main processing unit and one or more of the sub-processing units are formed using a silicon-on-insulator fabrication process (col. 1, lines 43-47).

21. As to claim 22, Nicol teaches wherein the main processing unit 100 is at least one of remotely located from or locally located with one or more of the sub-processing units 101-104 (Fig. 2, items 100, 101, 102, 103, 104).

22. As to claim 24, Nicol (col. 6, lines 34-67) and Bertin (col. 1, lines 63-67) teaches wherein the sub-processing units employ substantially heterogeneous computer architectures or a homogeneous computer architecture.

23. As to claims 25-27 and 32-33, they are rejected for the same reasons as stated in the rejections of claims 1-3 and 8-9, respectively.

**24. Claims 4-7, 13-18, and 28-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nicol et al. (hereinafter Nicol) (US 6,141,762) in view of Bertin et al. (hereinafter Bertin) (US 6,345,362 B1), and further in view of Matoba (US 5,913,068).**

25. As to claim 4, Nicol teaches the main processing unit including an operating system (OS) that dynamically allocates the tasks based on processor load (see Abstract). However, Nicol in view of Bertin is silent in explicitly teaching a task load table containing the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units; and the method includes using the main processing unit to update the task load

table in response to any changes in tasks and loads. Matoba teaches a main processor (CPU 18) dynamically distributing processes to a plurality of sub-processors (CPUs 11-14) based on a process management table 23 and process management software 27 such that performance and power consumption is improved (Fig. 1, items 11-14, 18, 23, 25, 27, 29, col. 3, lines 30-43, col. 4, lines 3-6, col. 9, lines 58-65). Nicol, Bertin and Matoba are all analogous art because they are in the same field of endeavor of multiprocessing and all attempting to solve the same problem of improving power management/conservation. One of ordinary skill in the art would have known to modify Nicol in view of Bertin's platform/OS of its power management multiprocessing system such that it would include a task load table (process management table 23) that is dynamically updated, as taught in Matoba. The suggestion/motivation for doing so would have been to provide the predicted result of an improvement in power consumption control (see Matoba, col. 1, lines 48-57, col. 2, lines 48-52). Therefore, it would have been obvious to one of ordinary skill in the art to combine Nicol, Bertin and Matoba to obtain the invention of claim 4.

26. As to claim 5, Bertin (col. 4, lines 54-61, col. 3, lines 49-54) and Matoba (col. 3, lines 30-43, col. 4, lines 3-6, col. 9, lines 58-65, Fig. 1, items 11-14, 18, 23, 25, 27, 29) teaches wherein: the main processing unit includes a task allocation unit operatively coupled to the task load table; and the method includes using the main processing unit to re-allocate at least some of the tasks based on their associated processor loads such that at least one of the sub-processing units is not scheduled to perform any tasks.

Art Unit: 2195

27. As to claim 6, Bertin (col. 4, lines 54-61, col. 3, lines 49-54 and Matoba (col. 8, lines 31-32, col. 9, lines 58-65) teaches further comprising re-allocating all of the tasks of a given one of the sub-processing units to another one of the sub-processing units based on the associated processor loads such that the given one of the sub-processing units is not scheduled to perform any tasks.

28. As to claim 7, Bertin (col. 4, lines 54-61, col. 3, lines 49-54 and Matoba (col. 8, lines 31-32, col. 9, lines 58-65) teaches further comprising re-allocating some of the tasks of a given one of the sub-processing units to one or more of the other sub-processing units based on the associated processor loads such that the given one of the sub-processing units is not scheduled to perform any tasks.

29. As to claims 13-15 and 17, they are rejected for the same reasons as stated in the rejections of claims 4-7, respectively.

30. As to claim 16, Bertin (col. 4, lines 54-61, col. 3, lines 49-54) and Nicol (Fig. 2, item 140, col. 4, lines 17-53) teach wherein the main processing unit includes a power supply controller operatively coupled to the task allocation unit and operable to issue the power-off command signal to the given one of the sub-processing units in response to an indication from

the task allocation unit that the given one of the sub-processing units is not scheduled to perform any tasks.

31. As to claim 18, Bertin (col. 4, lines 54-61, col. 3, lines 49-54) and Nicol (Fig. 2, item 140, col. 4, lines 17-53) teach wherein the main processing unit includes a power supply controller operatively coupled to the task allocation unit and operable to issue the power-off command signal to the given one of the sub-processing units in response to an indication from the task allocation unit that the given one of the sub-processing units is not scheduled to perform any tasks.

32. As to claims 28-31, they are rejected for the same reasons as stated in the rejections of claims 4-7, respectively.

**33. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nicol et al. (hereinafter Nicol) (US 6,141,762) in view of Bertin et al. (hereinafter Bertin) (US 6,345,362 B1), and further in view of Rhee et al. (hereinafter Rhee) (US 2002/0091954 A1).**

34. As to claim 23, Nicol in view of Bertin is silent wherein one or more of the sub-processing units are remotely located from one another. However, Rhee also teaches a networked multiprocessing computer system that optimizes power efficiency (page 1, [0002], [0008], page 2, [0032], [0034], Fig. 1, items 12, 14, 16, 18, 20). Nicol, Bertin and Rhee are analogous art because they are all in the same field of endeavor of multiprocessing and all attempting to solve the problem of optimizing power efficiency within its multiprocessing system. One of ordinary skill in the art would have known to modify Nicol in view of Bertin's multiprocessing system such that its sub-processing units could be located remotely on a network, as taught in Rhee. The suggestion/motivation for doing so would have been to provide the predicted result of extending its power conservation abilities to portable units that are remote (see Rhee, page 1, [0006]). For portable units that operate on battery power, this would further reduce the required amount of recharging of the battery, which is a benefit and convenience to the user (see Rhee, page 1, [0007]). Therefore, it would have been obvious to one of ordinary skill in the art to combine Nicol, Bertin, and Rhee to obtain the invention of claim 23.

**35. Claims 34-35 and 38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nicol et al. (hereinafter Nicol) (US 6,141,762) in view of Matoba (US 5,913,068).**

36. As to claim 34, Nicol teaches an apparatus (see Abstract), comprising:

a plurality of sub-processing units (Fig. 2, items 101-104), each operable to perform processor tasks; and

a bus circularly interconnecting the sub-processing units such that transfers between any two sub-processing units may occur directly as between adjacent sub-processing units or through one or more intermediate sub-processing units as between more distant sub-processing units (clock lines interconnected between adjacent processing elements as well as non-adjacent processing elements) (Fig. 2, items 101-104, 110, col. 4, lines 38-53),

wherein a processing element (Fig. 2, item 100) is operable to: (i) monitor the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units (col. 2, lines 18-27, col. 5, col. 5, lines 23-28); (ii) re-allocate at least some of the tasks based on their associated processor loads (col. 2, lines 18-24).

37. As shown above, Nicol does teach having a processing element monitor and allocate/reallocate the tasks using an operating system (Fig. 2, item 100). However, Nicol is silent in having the sub-processing units (i) monitor the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units; and (ii) re-allocate at least some of the tasks based on their associated processor loads. However, Matoba teaches having a plurality of processors (CPU0, CPU1, CPU2, CPU3) (Fig. 1, items 11-14) interconnected by a CPU bus, which share access to a "process management table" 23, "load data of each processor" 29, "Process Management Software" 25, "Processor Load Measuring Software" 27, etc., in order to monitor processor tasks and associated processor loads that are allocated to be performed by the respective processors of CPU0, CPU1, CPU2, and CPU3 (see Fig. 1, col. 4, lines 3-6, col. 5, lines 37-39 and 61-63, col. 6, lines 15-19, col. 8, lines 31-42, col. 9, lines 58-67). Nicol and Matoba are both analogous art because they are in the same field of endeavor of multiprocessing and all attempting to solve the same problem of improving power

management/conservation. One of ordinary skill in the art would have known to modify Nicol's power management multiprocessing system such that it would include having the sub-processing units (i) monitor the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units; and (ii) re-allocate at least some of the tasks based on their associated processor loads, as taught in Matoba's power management multiprocessing system. The suggestion/motivation for doing so would have been to provide the predicted result of power consumption control that is dynamic, more effectively performed and which allows for finer power consumption control (see Matoba, col. 1, lines 48-57, col. 2, lines 48-52, col. 9, lines 58-65). Therefore, it would have been obvious to one of ordinary skill in the art to combine Nicol and Matoba to obtain the invention of claim 34.

38. As to claim 35, Nicol teaches wherein the sub-processing units are arranged in groups and the re-allocation of one or more tasks of a sub-processing unit within a given one of the groups maintains such tasks within the given group (col. 7, lines 1-3).

39. As to claim 38, Matoba teaches wherein: the sub-processing units are operable to access a task load table containing the processor tasks and associated processor loads therefor that are allocated to be performed by the respective sub-processing units; and the sub-processing units are operable to update the task load table in response to any changes in tasks and loads (Fig. 1, items 11-14, 23, 25, 27, 29, col. 3, lines 30-43, col. 4, lines 3-6, col. 9, lines 18-19 and 58-65).



**40. Claims 36-37 and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nicol et al. (hereinafter Nicol) (US 6,141,762) in view of Matoba (US 5,913,068), and further in view of Bertin et al. (hereinafter Bertin) (US 6,345,362 B1).**

41. As to claim 36, Nicol in view of Matoba is explicitly silent wherein the re-allocation of the tasks is performed such that at least one of the sub-processing units is not scheduled to perform any tasks. However, Bertin teaches a plurality of functional units that lowers the power consumptions state to a lower or lowest level of any of the functional units that are determined not to be scheduled for execution (col. 4, lines 54-61, col. 3, lines 49-54, Abstract). This is done because sub-processing units that aren't scheduled to perform any tasks (sub-processing units in a low power consumption state) are not utilized nor being effective. Nicol, Matoba and Bertin are all analogous art because they all are in the same field of endeavor of multiprocessing and all are attempting to solve the same problem of improving power management. Furthermore, Nicol discloses that its multiprocessor system is extendible to other system arrangements (col. 6, lines 34-67). Thus, one of ordinary skill in the art would have known to modify Nicol in view of Matoba's multiprocessing power management system such that its sub-processing units would allocate/reallocate all of the tasks to another sub-processing unit when not scheduled to perform any tasks, as taught in Bertin's multiprocessing power management system. The suggestion/motivation for doing so would have been to provide the predicted result of improving power efficiency by ensuring that power is not wasted on functional units which are not involved in current instructions, thus, optimizing power management in an "intelligent" manner (as taught

in Bertin col. 2, lines 28-33, col. 57-65). Therefore, it would have been obvious to one of ordinary skill in the art to combine Nicol, Matoba, and Bertin to obtain the invention of claim 36.

42. As to claim 37, Bertin teaches wherein the sub-processing units that are not scheduled to perform any tasks are operable to enter a low power consumption state (col. 2, lines 32-38, col. 4, lines 54-61).

43. As to claim 39, Matoba teaches wherein the sub-processing units are operable to re-allocate all of the tasks of a given one of the sub-processing units to another one of the sub-processing units based on the associated processor loads (Fig. 1, items 11-14, 23, 25, 27, 29, col. 3, lines 30-43, col. 4, lines 3-6, col. 9, lines 18-19 and 58-65). Nicol in view of Matoba is explicitly silent wherein re-allocating occurs when one of the sub-processing units is not scheduled to perform any tasks. However, Bertin teaches a plurality of functional units that lowers the power consumptions state to a lower or lowest level of any of the functional units that are determined not to be scheduled for execution (col. 4, lines 54-61, col. 3, lines 49-54, Abstract). This is done because sub-processing units that aren't scheduled to perform any tasks (sub-processing units in a low power consumption state) are not utilized nor being effective. Nicol, Matoba and Bertin are all analogous art because they all are in the same field of endeavor of multiprocessing and all are attempting to solve the same problem of improving power management. Furthermore, Nicol discloses that its multiprocessor system is extendible to other system arrangements (col. 6, lines 34-67). Thus, one of ordinary skill in the art would have

known to modify Nicol in view of Matoba's multiprocessing power management system such that its sub-processing units would allocate/reallocate all of the tasks to another sub-processing unit when not scheduled to perform any tasks, as taught in Bertin's multiprocessing power management system. The suggestion/motivation for doing so would have been to provide the predicted result of improving power efficiency by ensuring that power is not wasted on functional units which are not involved in current instructions, thus, optimizing power management in an "intelligent" manner (as taught in Bertin col. 2, lines 28-33, col. 57-65). Therefore, it would have been obvious to one of ordinary skill in the art to combine Nicol, Matoba, and Bertin to obtain the invention of claim 39.

#### ***Response to Arguments***

44. During patent examination, the pending claims must be "given their broadest reasonable interpretation consistent with the specification." *In re Hyatt*, 211 F.3d 1367, 1372, 54 USPQ2d 1664, 1667 (Fed. Cir. 2000). Applicant always has the opportunity to amend the claims during prosecution, and broad interpretation by the examiner reduces the possibility that the claim, once issued, will be interpreted more broadly than is justified. *In re Prater*, 415 F.2d 1393, 1404-05, 162 USPQ 541, 550-51 (CCPA 1969).

45. Applicant's amendment to the Abstract in the Specification has overcome the objection by the Examiner. The Examiner has withdrawn this objection.


46. Applicant acknowledges that the double patenting rejections made by the Examiner are not overcome. Therefore, these rejections are not withdrawn. Applicant is advised to file a terminal disclaimer to overcome these double patenting rejections.

47. With regard to the prior art rejections, Applicant argues the following points:

- (1) Neither Nicol nor Bertin teaches or suggests the claimed reallocation so that a sub-processing unit does not have a task to perform.
- (2) With respects to claim 34, directs the Examiner to paragraphs [0064] and [0065] of the Specification regarding the circular bus, and argues that Nicol does not disclose the circular bus.

48. In response to point (1), Bertin teaches an invention that some functional units of the integrated circuit are not used in the execution of some instructions and hence lower their power level (col. 4, lines 54-61). This means that when some functional units are not used in the execution, its functional units do not have a task to perform or to be scheduled. Therefore, Bertin teaches and suggests the broadest reasonable interpretation of the claimed limitation.

49. In response to point (2), Bertin teaches a circular bus in that its bus has the capability of transferring data in either of two directions from one processor element to another processor element (see Fig. 2 below, bus for items 101-104).



The claim merely requires that there is interconnection of the sub-processing units such that transfers between any two sub-processing units may occur directly as between adjacent sub-processing units or through one or more intermediate sub-processing units as between more distant sub-processing units. This requirement is satisfied in Bertin.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., features described in [0064] and [0065] of the Specification) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

- **Hanzawa (US 7,386,853 B2)** teaches an operating system that switches a CPU to a low-power consumption mode, if there is no task in a running state and non task in a ready state (see Abstract).

**THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to KENNETH TANG whose telephone number is (571)272-3772. The examiner can normally be reached on 8:30AM - 6:00PM, Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Meng-Ai An/  
Supervisory Patent Examiner, Art Unit 2195

/Kenneth Tang/  
Examiner, Art Unit 2195